Search ResultsElectronic Resources
Limit Search Results
Author
Material Type
Language
Publication Date
-
Subject
Library
Shelf Location
Switch to list view
Switch to thumbnail view
Select an Action
8 Results Found Subscribe to search results
00000000DEFAULT
Print
Select a list
Make this your default list.
The following items were successfully added.
    There was an error while adding the following items. Please try again.
      Cover image for Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
      1. 
      Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
      by 
      Lourenço, Nuno. author.
      http://dx.doi.org/10.1007/978-3-319-42037-0
      Format: 
      Excerpt: 
      Automatic Analog IC Sizing and Optimization Constrained with PVT Corners and Layout Effects
      Cover image for Design of Low Power and Low Area Passive Sigma Delta Modulators for Audio Applications
      2. 
      Design of Low Power and Low Area Passive Sigma Delta Modulators for Audio Applications
      by 
      Fouto, David. author.
      http://dx.doi.org/10.1007/978-3-319-57033-4
      Format: 
      Excerpt: 
      design process that uses high level models and an optimization process based in genetic algorithms to
      Cover image for Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications
      3. 
      Charge-Sharing SAR ADCs for Low-Voltage Low-Power Applications
      by 
      Rabuske, Taimur. author.
      http://dx.doi.org/10.1007/978-3-319-39624-8
      Format: 
      Excerpt: 
      -- Noise-aware comparator optimization -- CS ADCs with MOSCAP-based DACs -- Design and Implementation of
      Cover image for PLD Based Design with VHDL RTL Design, Synthesis and Implementation
      4. 
      PLD Based Design with VHDL RTL Design, Synthesis and Implementation
      by 
      Taraate, Vaibbhav. author.
      http://dx.doi.org/10.1007/978-981-10-3296-7
      Format: 
      Excerpt: 
      Machines -- Synthesis Optimization using VHDL -- Design Implementation Using Xilinx Vivado.
      Cover image for Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
      5. 
      Analog Integrated Circuit Design Automation Placement, Routing and Parasitic Extraction Techniques
      by 
      Martins, Ricardo. author.
      http://dx.doi.org/10.1007/978-3-319-34060-9
      Format: 
      Excerpt: 
      and an optimization-based Placer), a fully-automatic Router and an empirical-based Parasitic Extractor
      Cover image for Spectrum Sharing in Cognitive Radio Networks Medium Access Control Protocol Based Approach
      6. 
      Spectrum Sharing in Cognitive Radio Networks Medium Access Control Protocol Based Approach
      by 
      Pandit, Shweta. author.
      http://dx.doi.org/10.1007/978-3-319-53147-2
      Format: 
      Excerpt: 
      Power Constraints -- Framework for Cross-Layer Optimization in Cognitive Radio Network.
      Cover image for Knowledge-Driven Board-Level Functional Fault Diagnosis
      7. 
      Knowledge-Driven Board-Level Functional Fault Diagnosis
      by 
      Ye, Fangming. author.
      http://dx.doi.org/10.1007/978-3-319-40210-9
      Format: 
      Excerpt: 
      This book provides a comprehensive set of characterization, prediction, optimization, evaluation
      Cover image for Microjoining and nanojoining
      8. 
      Microjoining and nanojoining
      by 
      Zhou, Y.
      ScienceDirect http://www.sciencedirect.com/science/book/9781845691790
      Format: 
      Excerpt: 
      mechanisms and metallurgy, process development and optimization, thermal stresses and distortion, positioning