Arama Sonu&ccedil;lar&#305; Logic design. - Daralt&#305;lm&#305;&#351;: Processor Architectures. SirsiDynix Enterprise http://katalog.baskent.edu.tr/client/tr_TR/defaulttr/defaulttr/qu$003dLogic$002bdesign.$0026qf$003dSUBJECT$002509Konu$002509Processor$002bArchitectures.$002509Processor$002bArchitectures.$0026ic$003dtrue$0026ps$003d300;jsessionid=850719DF9AB41CC92CC67C142D97FE0B? 2026-01-28T21:07:13Z Introduction to Logic Circuits &amp; Logic Design with Verilog ent://SD_ILS/0/SD_ILS:481148 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;LaMeres, Brock J. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-53883-9">http://dx.doi.org/10.1007/978-3-319-53883-9</a><br/>Format:&#160;Elektronik Kaynak<br/> Introduction to Logic Circuits &amp; Logic Design with VHDL ent://SD_ILS/0/SD_ILS:480221 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;LaMeres, Brock J. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-34195-8">http://dx.doi.org/10.1007/978-3-319-34195-8</a><br/>Format:&#160;Elektronik Kaynak<br/> Fundamentals of Electronic Systems Design ent://SD_ILS/0/SD_ILS:481256 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Lienig, Jens. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-55840-0">http://dx.doi.org/10.1007/978-3-319-55840-0</a><br/>Format:&#160;Elektronik Kaynak<br/> New Data Structures and Algorithms for Logic Synthesis and Verification ent://SD_ILS/0/SD_ILS:480443 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Amaru, Luca Gaetano. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-43174-1">http://dx.doi.org/10.1007/978-3-319-43174-1</a><br/>Format:&#160;Elektronik Kaynak<br/> From Variability Tolerance to Approximate Computing in Parallel Integrated Architectures and Accelerators ent://SD_ILS/0/SD_ILS:481141 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Rahimi, Abbas. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-53768-9">http://dx.doi.org/10.1007/978-3-319-53768-9</a><br/>Format:&#160;Elektronik Kaynak<br/> Testing of Interposer-Based 2.5D Integrated Circuits ent://SD_ILS/0/SD_ILS:481193 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Wang, Ran. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-54714-5">http://dx.doi.org/10.1007/978-3-319-54714-5</a><br/>Format:&#160;Elektronik Kaynak<br/> Fundamentals of IP and SoC Security Design, Verification, and Debug ent://SD_ILS/0/SD_ILS:480891 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Bhunia, Swarup. editor.<br/><a href="http://dx.doi.org/10.1007/978-3-319-50057-7">http://dx.doi.org/10.1007/978-3-319-50057-7</a><br/>Format:&#160;Elektronik Kaynak<br/> Computer-Aided Design of Microfluidic Very Large Scale Integration (mVLSI) Biochips Design Automation, Testing, and Design-for-Testability ent://SD_ILS/0/SD_ILS:481284 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Hu, Kai. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-56255-1">http://dx.doi.org/10.1007/978-3-319-56255-1</a><br/>Format:&#160;Elektronik Kaynak<br/> Digital Systems From Logic Gates to Processors ent://SD_ILS/0/SD_ILS:480304 2026-01-28T21:07:13Z 2026-01-28T21:07:13Z by&#160;Deschamps, Jean-Pierre. author.<br/><a href="http://dx.doi.org/10.1007/978-3-319-41198-9">http://dx.doi.org/10.1007/978-3-319-41198-9</a><br/>Format:&#160;Elektronik Kaynak<br/>